Marcello Valentini

Marcello Valentini

Dublin, County Dublin, Ireland
1K followers 500+ connections

About

My motto is: "Never stop learning". My strength is: "Versatility".

I am an…

Experience

  • Viasat Inc. Graphic

    Viasat Inc.

    Dublin, County Dublin, Ireland

  • -

    Dublin, County Dublin, Ireland

  • -

    Dublin, County Dublin, Ireland

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

  • -

    Turin, Piedmont, Italy

Education

  • Politecnico di Torino Graphic

    Politecnico di Torino

    -

    * Specialization in Microelectronics
    * Master's thesis title: "Creation and verification of C++ models for configurable Intellectual Properties written in VHDL"

    Exams: Mathematical Analysis (I, II, III), Physics (I, II), Chemistry, Geometry, Probability and Statistics, Numerical Methods, Electronic Measurements, Automatic Control, Signal Processing and Communications, Information and Communication Theory, Electromagnetic Fields and Waves, Guided Propagation and Microwave Devices…

    * Specialization in Microelectronics
    * Master's thesis title: "Creation and verification of C++ models for configurable Intellectual Properties written in VHDL"

    Exams: Mathematical Analysis (I, II, III), Physics (I, II), Chemistry, Geometry, Probability and Statistics, Numerical Methods, Electronic Measurements, Automatic Control, Signal Processing and Communications, Information and Communication Theory, Electromagnetic Fields and Waves, Guided Propagation and Microwave Devices, Microwave Circuits, Computer Science, Algorithms and Computer Architectures, Electrical Engineering, Electronic Circuits Theory, Electronic Devices, Digital Circuits, Microelectronics, Computer-aided Design Systems, Reliable Embedded Systems Design, Integrated Systems Design/Architecture/Technology

  • -

    Topics: ICT networks and protocols (ATM, PDH/SDH, TCP/IP), switching and signalling, telecommunication systems and networks (GSM, GPRS/EDGE, UMTS), networking, internet (services and applications).

  • -

    Courses: Mathematics, Physics, Electronics, Logic Networks, Computer Architecture, Computer Systems, Databases, Computer Programming, Algorithms, C Language, Pascal, Fortan, Assembly x86

  • -

    Topics: Company characteristics and the role of the entrepreneur. Market, industry and competitors analysis. Marketing and communication in a company. Investments and sources of funding. Strategic planning, budget and management control. Business incubators. From the idea to the Business Plan. Characteristics and purposes of the Business Plan. Estimation of revenues and costs. Estimation of investments and financial needs. Company's organization structures. Corporate review, internal auditing…

    Topics: Company characteristics and the role of the entrepreneur. Market, industry and competitors analysis. Marketing and communication in a company. Investments and sources of funding. Strategic planning, budget and management control. Business incubators. From the idea to the Business Plan. Characteristics and purposes of the Business Plan. Estimation of revenues and costs. Estimation of investments and financial needs. Company's organization structures. Corporate review, internal auditing and risk managements.

Licenses & Certifications

Publications

  • Analytical evaluation of the role of estimation and quantization errors in downstream vectored VDSL systems

    International Journal On Advances in Telecommunications

    We investigate the effect of non idealities in the diagonalizing precoder vectoring technique used for cancellation of the far-end crosstalk in downstream VDSL networks. By using analytical formulas, we estimate the average bit rate achievable as a function of both relative and absolute estimation errors. Several numerical examples are provided, in different scenarios and operation conditions. Results are presented covering an important aspect for practical applications: the transmitted power…

    We investigate the effect of non idealities in the diagonalizing precoder vectoring technique used for cancellation of the far-end crosstalk in downstream VDSL networks. By using analytical formulas, we estimate the average bit rate achievable as a function of both relative and absolute estimation errors. Several numerical examples are provided, in different scenarios and operation conditions. Results are presented covering an important aspect for practical applications: the transmitted power required to achieve a target bit rate, as a function of the line length. Finally, we provide some results on the impact of a smart quantization law, which limits the performance loss.

    Other authors
    • Roberto Garello
    • Franco Chiaraluce
    • Marco Baldi
    • Marco Polano
    See publication
  • Simple Statistical Analysis of the Impact of Some Nonidealities in Downstream VDSL with Linear Precoding

    EURASIP Journal on Advances in Signal Processing

    This paper considers a VDSL downstream system where crosstalk is compensated by linear precoding. Starting from a recently introduced mathematical model for FEXT channels, simple analytical methods are derived for evaluating the average bit rates achievable, taking into account three of the most important nonidealities. First, absolute and relative estimation errors in the crosstalk coefficients are discussed, and explicit formulas are obtained to express their impact. A simple approach is…

    This paper considers a VDSL downstream system where crosstalk is compensated by linear precoding. Starting from a recently introduced mathematical model for FEXT channels, simple analytical methods are derived for evaluating the average bit rates achievable, taking into account three of the most important nonidealities. First, absolute and relative estimation errors in the crosstalk coefficients are discussed, and explicit formulas are obtained to express their impact. A simple approach is presented for computing the maximum line length where linear precoding overcomes the noncoordinate system. Then, the effect of out-of-domain crosstalk is analyzed. Finally, quantization errors in precoding coefficients are considered. We show that by the assumption of a midtread quantization law with different thresholds, a relatively small number of quantization bits is sufficient, thus reducing the implementation complexity. The presented formulas allow to quantify the impact of practical impairments and give a useful tool to design engineers and service providers to have a first estimation of the performance achievable in a specified scenario.

    Other authors
    • Roberto Garello
    • Franco Chiaraluce
    • Marco Baldi
    • Marco Polano
    See publication
  • On the Effect of Estimation and Quantization Errors in Downstream VDSL Systems

    IEEE

    We investigate the effect of non idealities in the diagonalizing precoder vectoring technique used for cancellation of the far-end crosstalk in downstream VDSL networks. The contribution of the paper is twofold: on one hand we provide analytical formulas to estimate the average bit rates achievable as a function of both relative and absolute estimation errors, on the other hand we show that, by adopting a smart quantization law, the number of quantization bits required for not exceeding a given…

    We investigate the effect of non idealities in the diagonalizing precoder vectoring technique used for cancellation of the far-end crosstalk in downstream VDSL networks. The contribution of the paper is twofold: on one hand we provide analytical formulas to estimate the average bit rates achievable as a function of both relative and absolute estimation errors, on the other hand we show that, by adopting a smart quantization law, the number of quantization bits required for not exceeding a given transmission rate loss can be smaller than that foreseen by previous analyses.

    Other authors
    • Roberto Garello
    • Franco Chiaraluce
    • Marco Baldi
    • Roberto Polano
    See publication
  • Limits of Ultra-Wideband Communication over Copper

    IEEE

    Wireline communication using the copper plant is one of the major access techniques. The shorter the wires, the larger is the frequency band that can be exploited in an economically feasible way. Several technologies using frequency bands up to 30 MHz have been standardized during the last decade. Properties of the wireline channel for frequencies above 30 MHz are to a large extent unexplored. This paper investigates the limits of "ultra-wideband" communication over very short copper cables in…

    Wireline communication using the copper plant is one of the major access techniques. The shorter the wires, the larger is the frequency band that can be exploited in an economically feasible way. Several technologies using frequency bands up to 30 MHz have been standardized during the last decade. Properties of the wireline channel for frequencies above 30 MHz are to a large extent unexplored. This paper investigates the limits of "ultra-wideband" communication over very short copper cables in terms of exploitable bandwidth and data rate. Extrapolations of standard cable models, whose validity has been verified by means of measurements, are used for channel modeling. The CISPR 22 standard forms the basis for the analysis of ingress and egress.

    Other authors
    • Thomas Magesacher
    •  Jaume Rius I. Riu
    • Per Ödling
    • Per Ola Börjesson
    • Mauro Tilocca
    See publication

Patents

  • Method for Transmitting Data Packets With Different Precedence Through a Passive Optical Network

    Issued US 20090252494

    A method of transmitting data packets through a passive optical network. The method includes: receiving a first data packet from a first interface of the passive optical network, the first data packet including precedence information; encapsulating the first data packet in a second data packet at the first interface; and transmitting the second data packet through the passive optical network toward a second interface, wherein encapsulating includes inserting in a header field of the second data…

    A method of transmitting data packets through a passive optical network. The method includes: receiving a first data packet from a first interface of the passive optical network, the first data packet including precedence information; encapsulating the first data packet in a second data packet at the first interface; and transmitting the second data packet through the passive optical network toward a second interface, wherein encapsulating includes inserting in a header field of the second data packet a value indicative of the precedence information. The value indicative of the precedence information could include a priority and/or a virtual LAN identifier.

    Other inventors
    See patent
  • METHOD FOR TRANSMITTING DATA PACKETS WITH DIFFERRENT PRECEDENCE THROUGH A PASSIVE OPTICAL NETWORK

    Issued EU EP1943870

    A method of transmitting data packets through a passive optical network. The method includes: receiving a first data packet from a first interface of the passive optical network, the first data packet including precedence information; encapsulating the first data packet in a second data packet at the first interface; and transmitting the second data packet through the passive optical network toward a second interface, wherein encapsulating includes inserting in a header field of the second data…

    A method of transmitting data packets through a passive optical network. The method includes: receiving a first data packet from a first interface of the passive optical network, the first data packet including precedence information; encapsulating the first data packet in a second data packet at the first interface; and transmitting the second data packet through the passive optical network toward a second interface, wherein encapsulating includes inserting in a header field of the second data packet a value indicative of the precedence information. The value indicative of the precedence information could include a priority and/or a virtual LAN identifier.

    Other inventors
    See patent
  • Method for generating electronic circuits

    Filed US 02751614

    A method for obtaining electronic circuits wherein the design steps constituted by a first development and testing cycle, of the functional type, and a second development and testing cycle, of the architectural type, are managed using, as inputs, for both cycles the same configuration files and stimuli and generating, at the output, results having equivalent and comparable formats.

    Other inventors
    See patent
  • Method and system for verifying modules destined for generating circuits

    Filed US 10,333,622

    Models destined for verification are described at the level of synthesizable description (for example VHDL). The synthesizable description is automatically converted into a C model. This allows verification of the correctness of the synthesizable description by comparing the results of a verification carried out on the original description from the cell in C with the results of a similar verification of the C model obtained by automatic conversion of the synthesizable description. It is also…

    Models destined for verification are described at the level of synthesizable description (for example VHDL). The synthesizable description is automatically converted into a C model. This allows verification of the correctness of the synthesizable description by comparing the results of a verification carried out on the original description from the cell in C with the results of a similar verification of the C model obtained by automatic conversion of the synthesizable description. It is also possible to make the C model obtained by automatic conversion to interact with a system model including blocks of a system model at C level, in particular with the possibility of producing concurrent events that occur in correspondence with a main timing signal source.

    Other inventors
    See patent

Honors & Awards

  • Scholarship 1994/1995

    E.Di.S.U. Piemonte

  • Scholarship 1995/1996

    Politechnic University of Turin

  • Scholarship 1996/1997

    E.Di.S.U. Piemonte

  • Scholarship 1997/1998

    E.Di.S.U. Piemonte

  • Scholarship 1998/1999

    E.Di.S.U. Piemonte

  • Scholarship 1999/2000

    E.Di.S.U. Piemonte

Languages

  • Italian

    Native or bilingual proficiency

  • English

    Full professional proficiency

Recommendations received

13 people have recommended Marcello

Join now to view

View Marcello’s full profile

  • See who you know in common
  • Get introduced
  • Contact Marcello directly
Join to view full profile

Other similar profiles

Explore collaborative articles

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Explore More

Others named Marcello Valentini

Add new skills with these courses